

CASCADED H-BRIDGE MULTILEVEL INVERTER USING SPWM

- P. Senthilkumar*
- M. Balachandran*
- N. P. Subramaniam**

Abstract: This paper presents the concert of flying capacitor multilevel inverter and cascaded H-bridge multilevel inverter. To improve the performance of Flying Capacitor Multilevel Inverter (FCMLI) the switching pattern selection scheme is used. By this scheme the capacitor voltage fluctuation is reduced without using voltage feedback. The elimination of harmonics in a cascaded multilevel inverter (MLI) by taking the unequal of separated DC source is presented. DC sources may be batteries, solar cells, etc. A fundamental switching scheme is used, which achieves the fundamental in the output voltage while eliminating the lower order harmonics and to produce a nearly sinusoidal output. The FFT spectrums for the outputs are presented to study the reduction in the harmonics. The circuit is simulated using MATLAB/SIMULINK. The simulation results are verified.

Keywords: Embedded Controller, MATLAB/SIMULINK, H-bridge Multilevel Inverter, THD, Unequal Voltage Sources.

*Research Scholar, PRIST University, Thanjavur, India.

^{**}Asst. Prof., Department of EEE, Pondicherry Engineering College, Puducherry, India.



I. INTRODUCTION

Multilevel inverters have very important development for high power medium voltage AC drives. Quite a lot of topologies have found industrial approval;

- a. Neutral Point Clamped Multilevel Inverter.
- b. Flying capacitor Multilevel Inverter.
- c. Cascaded Multilevel Inverter.

Maynard and Foch introduced a flying-capacitor-based inverter in 1992. The structure of this inverter is similar to that of the diode-clamped inverter except that instead of using clamping diodes, the inverter uses capacitors in their place. The cascaded multilevel inverters offer more than two voltage levels. A desired output voltage waveform can be synthesized from the multiple voltage levels with less distortion, at low switching frequency, higher efficiency, and lower voltage rating devices. An important question in designing an effective multilevel inverter is to ensure that, the total harmonic distortion (THD) in the output voltage waveform is small. A complete solution is obtainable for computing all possible switching angles that achieve the required fundamental voltages and eliminate the lower order harmonics [1]. On the other hand, it was assumed that the dc sources were all equal, which will probably not be the case in applications even if the sources are nominally unequal. Here, it is shown how the method in [2] can be extended to two unequal dc source inverter. Particularly, eliminating harmonics in a multilevel converter in which the separate dc sources do not have equal voltage levels is measured. Normally each phase of a cascaded multilevel converter requires n DC sources for 2n + 1 level. For many applications, to get several separate DC sources is difficult, and too many DC sources will be necessary many long cables and might lead to voltage unbalance among the DC sources. To reduce the number of DC sources necessary while the cascaded H-bridge multilevel converter is applied to a motor drive, a scheme is proposed in [3] that allow the use of two unequal DC sources to generate five level equal step multilevel inverter output. In this paper, the lower order harmonics are eliminated using two unequal DC voltages for H-bridges.

II. FLYING CAPACITOR MULTILEVEL

INVERTER

Fig. 1 shows a FCMLI, in this type of inverter uses a ladder structure of dc side capacitors where the voltage on each capacitor differs from that of the next capacitor. n-1 capacitors in



the dc bus are needed to generate n-level staircase output voltage. Every phase-leg has an indistinguishable structure. The size of the voltage increment between two capacitors decides the size of the voltage levels in the output waveform of the inverter.



Fig. 1 Three phase flying capacitor multilevel inverter.

It is clear that three inner-loop balancing capacitors for phase leg A, C_{a1} , C_{a2} , and C_{a3} are independent from those for phase leg B. Every phase legs segregate the same dc link capacitors, C_A to C_D . Table I shows the possible switch combinations to generate the five level output waveform.

The voltage synthesis in a five-level flying capacitor converter has more flexibility than a diode-clamped converter [4]. The voltage of the five-level phase-leg A output with respect to the neutral point o, V_{Ao} , can be synthesized by the different switch combinations.

SWITCHING STATES OF FIVE LEVEL MULTILEVELINVERTER

Output	Switching States Of MLI							
Voltage	S.	S.	S _{am-}	S	S.u	S./a	S _{a'm-}	S,
V _{AO}	Jai	Jai	1	Jam	J a 1	Jarz	1	Jaim
V ₅ =V _{dc}	1	1	1	0	0	0	0	0
$V_4 = 3V_{dc}/4$	1	1	1	0	0	0	0	1
$V_3 = V_{dc}/2$	1	1	0	0	0	0	1	1
$V_2 = V_{dc}/4$	1	0	0	0	0	1	1	1
V ₁ =0	0	0	0	0	1	1	1	1

III. CASCADED H-BRIDGE MULTILEVEL

INVERTER

The cascaded multilevel inverter consists of a series of H-bridge inverter. The general purpose of this multilevel inverter is to synthesize a desired voltage from several separate



dc sources, like batteries, fuel cells, solar cells, and ultra capacitors. Fig. 2 shows a singlephase structure of a cascade inverter with separate dc sources [5]. Each separate dc source is connected to a single-phase full-bridge inverter.



Fig. 2 Topology of a five level H-bridge cascaded multilevel inverter.

The topology offered in this paper employs two unequal dc sources to generate an equal step five level output. The proposed inverter consists of two H-bridges as shown in Fig.2. The main H - bridge (H₁) is connected to a dc source of V_{dc} and the second bridge (H₂) is connected to a dc source of 0.5V_{dc}. By suitably opening and closing the switches of H₁, the output voltage v₁ can be made equal to $-V_{dc}$, 0, or $+V_{dc}$ similarly the output voltage of H₂ can be made equal to $-0.5V_{dc}$, 0, or $0.5V_{dc}$ and the cascaded output is shown in Fig.3. Therefore, the output voltage of the converter can have five possible values V_{dc}, $0.5V_{dc}$, 0, $-0.5V_{dc}$, and $-V_{dc}$



Fig. 3 Fundamental frequency waveform.

The DC source for the first H-bridge (H₁) is a dc source with an output voltage of V_{dc} , whereas the dc source for the second H-bridge (H₂) is a DC source voltage to be held at $V_{dc}/2$. The output voltage of the first H-bridge is denote by v_1 and the output of the second



H-bridge is denote by v_2 . Hence the output of this two dc sources cascaded H-bridge multilevel inverter is $v = v_1+v_2$. By opening and closing the switches of H₁ suitably, the output voltage v_1 can be made equal to V_{dc} , 0, or else $-V_{dc}$ when the output voltage of H₂ can be made equal to $V_{dc}/2$, 0, or else $-V_{dc}/2$ by opening and closing its switches suitably. Therefore, the output voltage of the inverter may have the values V_{dc} , $V_{dc}/2$, 0, $-V_{dc}/2$, and $-V_{dc}$ which are five levels. The output voltage of the cascaded multilevel inverter is

$$\mathbf{v} = \mathbf{v}_1 + \mathbf{v}_2 \tag{1}$$

i) Harmonics

The switching angles of the waveform will be adjusted to obtain the lowest output voltage THD. The harmonics orders and magnitude are depends up on the type of inverter and the control techniques. For example in single phase VSI, the output voltage waveform typically consists only of odd harmonics. The even harmonics are not present due to the half wave symmetry of the output voltage harmonics. The harmonic spectra depend on the switching frequency and the control method [6].

ii) Switching control of the inverters

There are number of modulation control techniques such as sinusoidal PWM method (SPWM) [7-11], space vector PWM method (SVPWM), selective harmonic elimination method (SHE) [12-14], and active harmonic elimination method [15], and they all can be used for inverter modulation control. For the proposed inverter control, a sensible modulation control method is the fundamental frequency switching control for high output voltage and Sinusoidal PWM control for low output voltage. In this paper, fundamental frequency switching control is used in H-bridge MLI [16].

IV. SIMULATION OF FCMLI AND CASCADED H-BRIDGE MULTILEVEL INVERTER

The performance of the proposed Flying capacitor multilevel inverter is verified through the simulation results.



Fig. 4 Sinusoidal PWM signals for FCMLI.





Fig. 6 FFT analysis of FCMLI voltage.

The Fig. 4 shows the sinusoidal PWM control for low output voltage. Fig. 5 and Fig. 6 show the FCMLI phase voltage, and FFT analysis of voltage respectively.

The performance of the proposed H-bridge multilevel inverter is verified through the simulation results. Fig. 7 shows the phase voltage of cascaded H-bridge multilevel inverter. Fig.8 shows the FFT analysis of voltage.



Fig. 7 Phase voltage of cascaded H-bridge multilevel inverter.



Fig. 8 FFT analysis of Cascaded H-Bridge MLI voltage.



TABLE II

PERFORMANCE PARAMETERS OF FIVE LEVEL FCMLI AND H-GRIDGE MULTILEVEL INVERTER

Perameter	FCMLI	H-Bridge MLI
THD %	21.11 %	10.82 %

Table II shows the THD performance of five level FCMLI and cascaded H-bridge multilevel inverter. Comparing both MLI cascaded H-bridge multilevel inverer gives the less value of THD (10.82%).

V. VI. CONCLUSION

The flying capacitor multilevel inverter uses a ladder structure of dc side capacitors where the voltage on each capacitor differs from that of the next capacitor. The sinusoidal PWM scheme is used for modulation control. In cascaded H-bridge multilevel inverter separated unequal DC sources are used to generate sinusoidal output. A fundamental switching scheme is used and produces a nearly sinusoidal output. This cascaded inverter design is to get the improved sinusoidal output of an inverter and gives reduced THD%. The elimination of harmonics in a cascade H-bridge multilevel inverter by considers the inequality of separated dc source. FFT spectrum shows the reduction in the harmonics in the output voltage.

VI. REFERENCES

[1] Leon .M Tolbert, John N. Chiasson, Zhong Du, Keith J.McKenzie. "Elimination of harmonics in a multilevel converter with nonequal DC sources", IEEE Trans. Ind. Appl., Vol. 41, No. 1, January / February 2005 pp. 75-82.

[2] P. P. Rajeevan, K. Sivakumar, Chintan Patel, Rijil Ramchand, and K. Gopakumar, "A Seven-Level Inverter Topology for Induction Motor Drive Using Two-Level Inverters and Floating Capacitor Fed H-Bridges", IEEE Trans. Power Elec., Vol. 26, No. 6, June 2011, pp.1733-1740.

[3] R. Seyezhai, B.L.Mathur, "Hybrid Multilevel Inverter using ISPWM Technique for Fuel Cell Applications", International journal of computer and applications, vol. 9, no. 1, 2010, pp. 41-47.



- [4] Jose Rodriguez, Jih-Sheng Lai, and Fang Zheng Peng "Multilevel Inverters: A Survey of Topologies, Conreols, and Applications", IEEE Trans. Ind. Electron., Vol. 49, No. 4, August 2002 pp. 724-737.
- [5] Gautam Poddar and Malaya Kumar Sahu, Natural Harmonic Elimination of Square-Wave Inverter for Medium-Voltage Application", IEEE Trans. Power Elec., Vol. 24, No. 5, May 2009, pp.1182-1188.
- [6] M.Balachandran and N.P.Subramaniam, "Multilevel Inverter Based Induction Motor Drive" in proc., of International Conference, ICPCES- 2010 organized by College of Engineering Guindy, Anna University, Chennai, pp. 264-268, Dec. 2010.
- [7] J. K. Steinke, "Control strategy for a three phase AC traction drive with a 3-level GTO PWM inverter," *IEEE PESC*, 1988, pp. 431-438.
- [8] P. Hammond, "A new approach to enhance power quality for medium voltage ac drives," IEEE Trans. Industry Applications, vol. 33, Jan./Feb. 1997, pp. 202–208.
- [9] Makoto Hagiwara,, Kazutoshi Nishimura, and Hirofumi Akagi, "A Medium-Voltage Motor Drive With a Modular Multilevel PWM Inverter", IEEE Trans.Power Elec., Vol. 25, No. 7, July 2010, pp.1786-1799.
- [10] G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, G. Sciutto, "A new multilevel PWM method: A theoretical analysis," *IEEE Trans. Power Electronics*, vol. 7, no. 3, July 1992, pp. 497-505.
- [11] L. M. Tolbert, F. Z. Peng, T. G. Habetler, "Multilevel PWM methods at low modulation indices," *IEEE Trans. Power Electronics*, vol. 15, no. 4, July 2000, pp. 719-725.
- [12] J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, Z. Du, "Control of a multilevel converter using resultant theory," *IEEE Transactions on Control System Theory*, vol. 11, no. 3, May 2003, pp. 345-354.
- [13] Z. Du, L. M. Tolbert, J. N. Chiasson, "Modulation extension control for multilevel converters using triplen harmonic injection with low switching frequency," *IEEE Applied Power Electronics Conference*, March 6-10, 2005, Austin, Texas, pp. 419-423.



- [14] H. S. Patel and R. G. Hoft, "Generalized harmonic elimination and voltage control in thyristor inverters: Part I –harmonic elimination," *IEEE Trans. Industry Applications*, vol. 9, May/June 1973, pp. 310-317.
- [15] Z. Du, L. M., Tolbert, J. N. Chiasson, "Active harmonic elimination for multilevel converters," *IEEE Trans. Power Electron.*, vol. 21, no. 2, Mar.2006, pp. 459-469.
- [16] Zhong Du, Burak Ozpineci, Leon M. Tolbert, and John N. Chiasson, "Inductorless DC-AC Cascaded H-bridge Multilevel Boost Inverter for Electric/Hybrid Electric Vehicle Applications", IEEE Trans., 2007, pp.603-608.